

# Controller Area Network

# CAN

**part 1**

# We will talk about:

- General features
- CAN messages
- Bitwise arbitration
- CAN synchronisation

Controller Area Network

# CAN

## General features

# CAN features

- Bus-access by message priority
  - CSMA/CR  
Carrier Sense Multiple Access / Collision Resolution
- Bus access conflicts resolved by arbitration
  - Bit-wise
  - Non-destructive
  - Allows for guaranteed latency time
- Message identifier
  - CAN has no node addresses  
Every node receive every message and decides itself whether to use it or not

# CAN features

- Extensive ERROR checking
  - Five different checks
  - Every connected node participate
- Data consistency secured
  - A message is accepted by all nodes or none
- Different Bus Management Methods can be applied for CAN systems, e.g.,
  - Bit-wise arbitration
  - Master/Slave
  - Daisy Chain
  - TDMA

# CAN features

- A Higher Layer Protocol is always required
  - CAN is only a low level specification
- The capability of CAN is restricted by the Higher Layer Protocol chosen
  - Market segment
  - Real-time requirements
  - Product Administration requirements
  - etc

Controller Area Network

**CAN**


**messages**



# CAN message

11 or 29 bits

0 - 8 bytes




CAN Id/  
Priority

DLC  
4bits

Data Frame




# CAN Data Frame Std



Bit values

- 0
- 0/1
- 1

# A CAN frame




- Priority and Identification field.
- Control field.
- Data field.
- CRC field.
- Acknowledgement field.
- Fixed part.

# Priority and/or Identification

Inter-frame space


Inter-frame space



## Identifier Field

- 11 bit or 29 bit. 11 bit is shown above
- Arbitration is done in this part
- This part sets the priority of the message in case of collision
- The Remote Transmit Request bit (RTR) is a part of this field
- CAN-controllers support this part of the message as an identification by which filtration can be made


# Control and Data length field



## Control Field

- Main function Data Length Code DLC
- DLC can have the value 0..8 (Values above 8 are interpreted as 8)
- Two bits are reserved and used to indicate Extended frames
- In Standard frames the reserved bits are fix dominant bits

# Data field




## Data Field

- The field can be from zero up to eight byte
- It is always full 8 bit bytes
- The bytes can have any value
- Some CAN controllers can extend ID filtration into the data field

# CRC field

Inter-frame space


Inter-frame space



## CRC Field

- A Checksum of the bits in the message
- The CRC is optimised for this short type of message
- The CRC check is only one of the error checks in the CAN communication


# Acknowledgement field



## Acknowledgement Field

- It is an acknowledgement of reception, securing at least one receiver has got the message OK
- The transmitter sets the ACK bit to 1
- Any receiver set the ACK bit to 0 when the message is found OK


# Fixed value bits



- These bits have a fixed value for all message frames
- There is additional rules for the intermission bits




# CAN Remote Frame Std



Bit values


- 0
- 0/1
- 1

# Remote compared to data frame, Std



NOTE: DLC in all remote requests must be identical to DLC in corresponding DATA Message!


# CAN Data Frame Ext.



## Bit values

- 0
- 0/1
- 1

# CAN Data Frame Ext. and Std



Controller Area Network

# CAN

# Arbitration



# Bit-wise arbitration

The green node starts transmission of a recessive bit on the idle bus.



# Bit-wise arbitration


The wave from the green node has not yet reached the red node. To this the bus is still free and the red node starts transmitting a dominant bit.





# Bit-wise arbitration

Now the green node can see that there is a dominant bit on the bus and that it has lost arbitration. Thus a transmitter has to wait until the wave has reached the most distant node and **back** (plus internal delays) before judging the bus-line level



# Bit-wise arbitration


Maximum bit rate is depending on wave propagation delays

- Bus length
- Opto couplers
- Internal delays
- Oscillator accuracy  
(Often not specified)

# CAN Data Frame Ext.

A Std has higher priority than an Ext with the first 11 bits equal


But then a lot of Ext messages are interlaced before the next Std appears



Bit values


- 0
- 0/1
- 1

# Std Identifier wins over Ext. Identifier when the first 11 bits are equal



But then each Std is interlaced by  $2^{18}$  Ext messages

# Std vs. Ext. priority



Controller Area Network

# CAN

# Synchronisation

# BIT TIMING

A bit time is built up by four parts:

Synch\_Seg, Prop\_Seg, Phase\_Seg1 and Phase\_Seg2

Those parts are built up by a number of time quantas

Bit Time = Synch\_Seg + Prop\_Seg + Phase\_Seg1 + Phase\_Seg2


Often alternatively expressed as

TBIT = TSYNC + TSEG1 + TSEG2

where

- TSYNC = 1
- TSEG1 = [2..16]
- TSEG2 = [1..8]
- TBIT = [4..25]

# Bit Time =




Total 4 - 25 Time quanta (min)



# NRZ

## Non Return to Zero



(Manchester Coding) CAN is NRZ which has EMC advantages compared with MC


# Bit Stuffing




Stuff Bit

Stuff Bit

Five consecutive bits of same polarity render a stuff bit




# Bit Stuffing



Stuff Bit


Stuff Bit

Five consecutive bits of same polarity renders a stuff bit



$$36/29 = 1.24 !!$$


# CAN Data Frame Ext.



Bit values

- 0
- 0/1
- 1


# Synchronisation



↑ Sync. flank at falling edges

# Sync\_Seg


Synchronize the various CAN nodes on the bus. An edge is expected within this segment.



*Sync\_Seg 1*  
1 Time quantum

# Prop\_Seg

Compensate for physical delay times on the bus and node interfaces




*Prop\_Seg*

1 - 8 Time quanta (min)

# Phase\_Seg1 & 2

Compensate for phase errors



Phase\_Seg1 1 - 8 Time quanta (min)


Phase\_Seg2 = Phase\_Seg1 (or information processing time)




# Resynchronisation

**Synch flank detected after sampling point (prematurely)**

$e =$  Phase error



$e$  neg, shorten  
Phase\_Seg2



Resynchronized timer

# Resynchronisation


**Synch flank detected before sampling point (later than expected)**

$e = \text{Phase error}$   $e = 0$


**Bus level**

$e > 0$

Expected sample point



$e$  pos, lengthen  
Phase\_Seg2




Resynchronized  
timer


# Sync Jump Width

Maximum synch compensation allowed in one step

Max 4 (min),  
Phase seg 2



$SJW = \text{Max phase correction}$



# Oscillator tolerance range

$$(1-df) \cdot f_{nom} \leq f_{osc} \leq (1+df) \cdot f_{nom}$$

## Conditions:

- $df \leq \min(\text{Phase\_Seg1}, \text{Phase\_Seg2}) / [2(13 \cdot \text{TBIT} - \text{Phase\_Seg2})]$
- $df \leq \text{SJW} / (20 \cdot \text{TBIT})$
- Max diff. between two osc. is  $2df \cdot f_{nom}$

# CALCULATIONS

- $T_{scl} = T_{clk} * BRP * 2 = T_{clk} * (BRP + 1) * 2$ 
  - BRP the value in CAN-controller
  - (clk = 16 MHz and BRP = 0:  $T_{clk} = 62.5\text{ns}$  and  $T_{scl} = 125\text{ ns}$  )
- $T_{seg1} = T_{scl} * (TSEG1) = T_{scl} * (TSEG1 + 1)$ 
  - TSEG1 the value in CAN-controller
- $T_{seg2} = T_{scl} * (TSEG2) = T_{scl} * (TSEG2 + 1)$ 
  - TSEG2 the value in CAN-controller
- $T_{sjw} = T_{scl} * (TSJW1) = T_{scl} * (TSJW + 1)$ 
  - TSJW the value in CAN-controller
- SJW = [1..4]

# RULES

- $T_{Prop\_Seg} > (\text{All delays}) * 2$
- $T_{Seg2} \geq 1 T_{scl}$ , CAN controller may demand minimum  $2 T_{scl}$ .
- $T_{Seg2} \geq T_{sjw}$
- $T_{Seg1} \geq T_{sjw} + T_{Prop}$

Suggestion: Keep Phase segment  $T_{sjw} + 1$